SkyNet: A Champion Model for DAC-SDC on Low Power Object Detection by Zhang, Xiaofan et al.
SkyNet: A Champion Model for DAC-SDC on Low Power Object Detection
Xiaofan Zhang1,3, Cong Hao1, Haoming Lu1, Jiachen Li1, Yuhong Li1, Yuchen Fan1, Kyle Rupnow3,
Jinjun Xiong2,1, Thomas Huang1, Honghui Shi2,1, Wen-mei Hwu1, Deming Chen1,3
1IBM-Illinois Center for Cognitive Computing Systems Research (C3SR), Univ. of Illinois at Urbana-Champaign
2IBM T. J. Watson Research Center, 3Inspirit IoT, Inc
{xiaofan3, congh, hl36, jiachenl, leeyh, yuchenf4, t-huang1, w-hwu, dchen}@illinois.edu,
jinjun@us.ibm.com, honghui.shi@ibm.com, kyle.rupnow@inspirit-iot.com
Abstract
Developing artificial intelligence (AI) at the edge is al-
ways challenging, since edge devices have limited com-
putation capability and memory resources but need to
meet demanding requirements, such as real-time pro-
cessing, high throughput performance, and high infer-
ence accuracy. To overcome these challenges, we pro-
pose SkyNet, an extremely lightweight DNN with 12
convolutional (Conv) layers and only 1.82 megabyte
(MB) of parameters following a bottom-up DNN de-
sign approach. SkyNet is demonstrated in the 56th
IEEE/ACM Design Automation Conference System
Design Contest (DAC-SDC), a low power object detec-
tion challenge in images captured by unmanned aerial
vehicles (UAVs). SkyNet won the first place award for
both the GPU and FPGA tracks of the contest: we de-
liver 0.731 Intersection over Union (IoU) and 67.33
frames per second (FPS) on a TX2 GPU and deliver
0.716 IoU and 25.05 FPS on an Ultra96 FPGA.
1 Introduction
Edge AI applications not only require high inference accu-
racy of deep neural networks (DNNs), but also require more
aggressive inference speed (e.g, low latency for real-time re-
sponse and high throughput for supporting streaming inputs)
and efficiency (e.g, low power and energy consumption for
less heat and longer battery life). These applications are in
urgent need of hardware acceleration using energy efficient
edge devices, such as embedded GPUs (Franklin 2017) and
FPGAs (Zhang et al. 2018).
As both inference accuracy and efficiency are the key
factors to distinguish good solutions, software algorithms
(DNNs) need to be compact and hardware friendly; oth-
erwise, it is impossible to overcome the hardware limita-
tions under various edge-computing scenarios. To demon-
strate our DNN design, we participated in the DAC-SDC,
which features a low power object detection challenge and
asks for novel object detection solutions on the resource-
constrained embedded hardware platforms (Xu et al. 2018).
This challenge aims at a single object detection task from
real-life UAV applications and requires comprehensive eval-
uations among detection accuracy, throughput, and energy
consumption on two targeted embedded platforms (Nvidia
TX2 GPU and Xilinx Ultra96 FPGA).
Figure 1: DAC-SDC Top-3 design comparison of inference
throughput (FPS) and inference accuracy (IoU) on edge de-
vices for last two years. The GPU track of DAC-SDC’19
and ’18 both target TX2 GPU with the same object detec-
tion task. For the FPGA track, the designs from this year
(FPGA-19) use Ultra96 FPGA while the designs from last
year (FPGA-18) use Pynq-Z1 FPGA. Our designs (SkyNet-
GPU in GPU track and SkyNet-FPGA in FPGA track) used
the proposed SkyNet and demonstrated large advantages in
the respective tracks.
We address the task in DAC-SDC by proposing SkyNet
— a lightweight object detection DNN developed by a novel
bottom-up design approach. The main contributions of this
paper are summarized as follows:
• We summarize the designs proposed by the top-3 winners
of DAC-SDC 2018 (both GPU and FPGA tracks) to lo-
cate the potential obstacles for achieving better detection
accuracy and hardware efficiency.
• We develop SkyNet using a bottom-up design approach
with comprehensive awareness of the hardware limita-
tions. In addition, three more features are added includ-
ing: feature map bypassing, reordering and ReLU6 (in-
stead of ReLU).
• We deploy the proposed SkyNet on both TX2 GPU and
Ultra96 FPGA and achieve the highest IoU and total score
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Figure 2: Examples from the training dataset with red color bounding boxes in main categories as rider (a), drone (b), horse
rider (c), car (d, e), person (f), boat (g), and wakeboard (h).
Table 1: 2018 DAC-SDC Top-3 entries from both GPU and FPGA tracks. These designs follow a top-down DNN design
approach starting from pre-defined models and then apply network compression techniques including: 1© input resizing, 2©
network pruning, 3© low-precision data representation, and 4© TensorRT.
Rank GPU-Track Predefined DNN IoU FPS Compression strategies
1st ICT-CAS (Lu et al. 2018) Tiny YOLO 0.698 24.55 1© 2© 3© 4©
2nd DeepZ (Deng and Zhuo 2018) Tiny YOLO 0.691 25.30 Not clear
3rd SDU-Legend (Zang et al. 2018) YOLOv2 0.685 23.64 1© 2© 3©
Rank FPGA-Track Predefined DNN IoU FPS Compression strategies
1st TGIIF (Zeng et al. 2018) SSD 0.624 11.96 1© 2© 3©
2nd systemsETHZ (Kara, Zhang, and Alonso 2018) SqueezeNet 0.492 25.97 1© 2© 3©
3rd iSmart2 (Hao et al. 2018) MobileNet 0.573 7.35 1© 2© 3©
in DAC-SDC 2019, winning the first place award for both
GPU and FPGA tracks (Figure 1).
2 DAC-SDC
This year’s DAC-SDC launches an object detection chal-
lenge for images taken from drones with comprehensive
evaluation system considering design accuracy, throughput,
and energy consumption. The goal of this competition is
to provide unified edge-platforms to develop and compare
state-of-the-art object detection system design.
2.1 Targeted UAV applications
DAC-SDC targets the single object detection, which is one
of the most important tasks in real-life UAV applications. It
considers the most appropriate needs of UAV applications,
such as capability of real-time processing, energy efficiency,
and detection accuracy. To better reflect real-life challenges,
images of the dataset are captured by UAVs and they are
provided by the drone manufacturer DJI. The whole dataset
is divided by two parts: the training dataset (100,000 images
with objects of interest across 12 main categories and 95
sub-categories) and the hidden test set for official evaluation
(50,000 images that only the contest organizers could ac-
cess) (DJI 2018). Examples of the training dataset are shown
in Figure 2 and most of these objects are very small and chal-
lenging to detect.
Figure 3: A widely-used top-down DNN design approach for
DNN development and deployment on resource-constrained
hardware platforms on the edge.
2.2 Previous winning design summary
By examining the top-3 entries from both GPU and FPGA
tracks, we notice that all of these designs share a similar top-
down DNN design approach as shown in Figure 3. They first
adopt well-known DNNs which show outstanding accuracy
in similar tasks (such as YOLO (Redmon et al. 2016) and
SSD (Liu et al. 2016) for object detection) and then apply
optimization techniques on the software and hardware sides,
trying to compress the network size to fit into edge devices.
Since these well-behaved DNNs are originally accuracy-
orientated on general computing platforms such as desktop
and server GPUs, they may not perform well on resource
limited edge devices, which easily introduce quality degra-
dation to final results.
We summarize the top-3 designs of DAC-SDC 2018 in
Table 1 with their predefined DNNs as well as the com-
pression strategies they used. All of the GPU teams start
from YOLO, and result in IoU lower than 0.7 and through-
put around 25 FPS. To compress the original DNNs, par-
ticipants employ input resizing to lower the computational
complexity and network pruning to reduce the unnecessary
network connections. They also use half-precision floating
precision (16-bit) instead of 32-bit to improve throughput.
In the FPGA track, participants are required to conduct more
aggressive network compression because of the tighter hard-
ware resource budget on the targeted FPGA. In these de-
signs, DNN parameters are greatly reduced by shrinking the
DNN depth (the number of DNN layers) and width (the
number of channels for each layer) of the predefined DNNs.
Meanwhile, the bit-width of the DNN parameters are quan-
tized to 8 bits or even 1 ∼ 2 bits.
3 Motivations
Since all top-3 GPU teams in 2018 have fully investigated
the potential of YOLO, we start our preliminary investi-
gations on SSD, another popular DNN candidate for ob-
ject detection. By following the top-down DNN design ap-
proach (Figure 3) as all teams have done, we pick two pre-
defined backbone networks (VGG16 (Simonyan and Zisser-
man 2014) and MobileNet (Howard et al. 2017)) for feature
extraction with input size 3×360×640. We use the DAC-
SDC training dataset (containing 100K images) for DNN
training and the officially provided 1000 images for valida-
tion. After sufficient training, the accuracy results are 0.70
and 0.66 IoU using VGG16 and MobileNet backbone, re-
spectively. Without network compression, these two SSD
models can only run 15 FPS (with VGG16) and 24 FPS
(with MobileNet) on a desktop GPU (Nvidia 1080Ti). Still,
great efforts need to be made for adapting them to the tar-
geted embedded platforms.
Following the top-down DNN design flow, we face two
essential challenges preventing us for reaching better solu-
tions with both higher inference accuracy and faster infer-
ence speed:
1) Similar inference speedup (with similar DNN compres-
sion ratio) but vastly different accuracy.
2) Uncertain inference accuracy variation for a given task.
For the first challenge, the underlying factor is the differ-
ent sensitivities of DNN configurations regarding inference
accuracy and hardware performance. It is hard to make a
perfect balance since negligible changes in DNN model may
cause huge differences during its hardware deployment and
vice versa, resulting in difficult trade-off between inference
accuracy and hardware performance.
An example regarding the compression ratio of AlexNet
(Krizhevsky, Sutskever, and Hinton 2012) and its inference
accuracy on ImageNet dataset (Deng et al. 2009) is given in
(Zhang et al. 2019a). By using data quantization, the mem-
ory footprints of parameter and feature map start shrinking
to enable better inference throughput. However, the accu-
racy trends of the designs with parameter and feature map
quantization vary significantly; obviously, the precision of
feature map contributes more to the inference accuracy than
the parameters. To overcome the first challenge, we need to
study the accuracy and speed sensitivity of each component
of the DNN before network compression.
For the second challenge, the accuracy upper bound on
a given task is very difficult to determine. An experiment
to evaluate the accuracy variation on DAC-SDC dataset is
presented in (Zhang et al. 2019a). With the fixed back-end
bounding box regression part, the well-known DNNs (in-
cluding VGG16 and ResNet (He et al. 2016)) are respec-
tively adopted as the backbone to get accuracy results in tar-
geted dataset. However, there are no clear clues regarding
the network size and inference accuracy even for the same
architecture as ResNet-18, -32, and -50. It is not easy to se-
lect a promising predefined model for a given task following
the top-down design approach.
4 New Approach: Bottom-up DNN Design
Due to the two challenges mentioned above, we try a dif-
ferent design direction — a bottom-up DNN design strat-
egy, and start building DNN from scratch. We adopt the
DNN design method from (Hao et al. 2019b) and propose a
hardware-oriented DNN model with adequate understanding
of hardware constraints, hoping that our design can balance
well between inference accuracy and performance on the
edge devices. The overall bottom-up design flow is shown
in Figure 4,
4.1 Step 1: Bundle construction
The proposed design flow starts with constructing the
hardware-aware basic building blocks called Bundles. In our
definition, a Bundle is a set of sequential DNN layers, which
can be repeatedly stacked and eventually construct DNNs.
To guarantee that Bundles have full understandings of hard-
ware constraints, we use analytical models for performance
and resource estimation of Bundles, so that we can select
Bundles according to their hardware performance.
In the first step, we enumerate the DNN components from
different essential DNN layer types (such as Conv, Pooling,
activation layer, etc.) and assemble them into Bundle 0 ∼ n.
Since our design needs to target both GPU and FPGA tracks,
we use the resource constraints from FPGA side (more re-
strictive compared to GPU) to evaluate the hardware perfor-
mance (e.g., inference latency) for each Bundle. During im-
plementation, all DNN components inside a Bundle are in-
stantiated on the targeted hardware, which means the larger
Bundle (with more DNN components) results in higher re-
source overhead and longer latency, and it is less likely to be
selected.
In order to get each Bundle’s potential accuracy contribu-
tion, we build a DNN sketch with fixed front-end and back-
end structures, and insert one Bundle (with replications) in
the middle each time. In our case, the front-end and back-
end are the input resizing and bounding box regression, re-
spectively. Each DNN is quickly trained for 20 epochs to
get its accuracy. Since each Bundle has its own characteris-
tics regarding latency, accuracy and resource overhead, the
most promising Bundles with satisfied speed and best rela-
tive accuracy are selected for the next step.
Figure 4: The bottom-up DNN design flow we adopt from (Hao et al. 2019b) for SkyNet design. Without relying on certain
predefined DNNs, we start building our own network from scratch following three steps: 1) Bundle selection, 2) network search,
and 3) feature addition.
4.2 Step 2: Network search
In step 2, we perform DNN structure search. The required
inputs include the initial DNNs (built by stacking selected
Bundles), the latency target Lattarg, the acceptable latency
tolerance , and the resource constraint Resmax, while the
outputs are the generated DNNs. We use stochastic coordi-
nate descent (SCD) to update three variables related to the
DNN structure: the number of Bundle replications; down-
sampling configuration between Bundles; and channel ex-
pansion configuration. Assuming the achieved latency and
resource overhead of the generated DNN are Lat and Res,
the objective of using SCD is |Lattarg − Lat| <  and
Res < Resmax. These three variables contribute three co-
ordinates and the SCD algorithm picks one coordinate ran-
domly every iteration and updates DNN structure along that
direction (Hao et al. 2019b). As we specify the latency tar-
get at the very beginning, the generated DNNs after network
search favor lightweight structures for the targeted hardware
platforms.
In addition, we have made two contributions to boost the
DNN search efficiency. First, during step 1, we already se-
lect the promising Bundles regarding latency, accuracy, and
resource overhead. Since such exploration has been done in
step 1, the search process in step 2 is not overwhelming.
Second, we limit the DNN design space for faster search, to
only explore the number of layers, channel expansion inser-
tion locations, and the pooling opportunities. As a result, the
generated DNNs are more structured with traditional stacked
network architecture. Such regular network structures help
boost the hardware efficiency while deploying on the edge
devices.
4.3 Step 3: Feature addition
In step 3, we add more advanced DNN features when hard-
ware resources are allowed to further tailor the generated
network for targeted tasks. For DAC-SDC, since most of
the objects to be detected are small, we add a bypass with
feature map reordering in SkyNet to strengthen the capabil-
ity of small object detection. To enhance the hardware effi-
ciency, we replace the ReLU with ReLU6. More discussions
are provided in the next section.
5 SkyNet
The main idea of building SkyNet is to explore DNN design
following the bottom-up approach to deliver AI capabilities
on resource-constrained edge devices.
5.1 SkyNet architecture
The bundle we selected is a combination of 3×3 depth-wise
convolutional layer (DW-Conv3), 1×1 point-wise convolu-
tional layer (PW-Conv1), batch normalization layer (BN),
and rectified linear unit 6 (ReLU6). By repeatedly stack-
ing this Bundle, we generate the backbone network architec-
ture A in Table 2. Advanced features are added afterwards
shown in architecture B and C (Table 2). For the back-end
of SkyNet, we adapt the YOLO back-end by removing the
classification output and use two anchors for bounding box
regression.
5.2 Feature map bypassing and reordering
By examining the competition training data, we keep a
record of the size ratio between the output bounding box
and the input image and present a distribution diagram in
Figure 7. It clearly shows that 91% of the objects to be de-
tected in DAC-SDC dataset are less than 9% of the original
input image size and 31% of them are even smaller than 1%
of the input image size. It means the majority of objects in
this dataset can be considered as small objects and we need
to propose a DNN accordingly.
We add feature map bypassing and reordering to enhance
the ability of small object detection. The bypass helps to
keep small object features until the deeper part of the DNN
without being diluted by the pooling layers. Also, it is ben-
eficial to have multiple feature maps (from different lay-
ers) before generating the bounding boxes. Since the bypass
crosses a pooling layer (highlighted in Figure 5), we use re-
ordering (shown in Figure 6) to align the size of original fea-
ture map (generated by the fifth Bundle) and the bypassed
one without losing valuable features.
5.3 ReLU6
The other feature we use to improve hardware efficiency is
ReLU6, which is a activation function with compressed out-
put range [0, 6]. Since ReLU6 asks for much smaller data
Figure 5: SkyNet architecture (version C in Table 2) generated by stacking six of the selected Bundle (circled by green dash
line) with DNN components as: DW-Conv3, PW-Conv1, BN, and ReLU6. The number of output channels is listed on top of
each Bundle denoted as Ch. Three 2×2 pooling layers are inserted. The bypass is highlighted in orange, which passes feature
maps generated by the third Bundle directly to the last Bundle. The feature map reordering is also performed along with the
bypass.
Table 2: The detailed SkyNet structure. The number of chan-
nels of each layer is shown in the bracket. Each convolu-
tional layer except the last one is followed by a batch nor-
malization and a ReLU6 (omitted for conciseness).
Configurations of SkyNet
A B C
input (3×160×360 color image)
DW-Conv3 (3)
PW-Conv1 (48)
2×2 max-pooling
DW-Conv3 (48)
PW-Conv1 (96)
2×2 max-pooling
DW-Conv3 (96)
PW-Conv1 (192)
[Bypass Start] FM Reordering (768)
2×2 max-pooling
DW-Conv3 (192)
PW-Conv1 (384)
DW-Conv3 (384)
PW-Conv1 (512)
PW-Conv1 (10)
[Bypass End]
FM Concatenated
DW-Conv3 (512+768)
PW-Conv1 (48)
PW-Conv1 (10)
[Bypass End]
FM Concatenated
DW-Conv3 (512+768)
PW-Conv1 (96)
PW-Conv1 (10)
Back-end for bounding box regression
range compared to the original ReLU ([0,+∞)), less bits
are required to represent activations, such as using lower-
precision floating point in embedded GPUs, or fixed-point
data type in embedded FPGAs.
5.4 Training
We train the SkyNet in an end-to-end fashion using multi-
scale training with the learning rate starting from 1e-4 to 1e-
7. We use stochastic gradient descent (SGD) to update pa-
rameters and data augmentations to distort, jitter, crop, and
resize inputs with size 160×320. The accuracy of SkyNet is
shown in Table 3, where SkyNet C reaches the highest IoU
(0.741) on the validation set. Therefore, we use SkyNet C as
the proposed SkyNet for the following experiments.
Figure 6: Feature map reordering from 1×4×4 to 4×2×2
with shrunken width and height but expanded number of
channels. There is no information loss compared to tradi-
tional pooling. In addition, this reorder pattern also ensures
larger receptive field.
Table 3: SkyNet validation accuracy using the officially pro-
vided validation set with 1000 images
DNN Model IoU
SkyNet A 0.686
SkyNet B 0.703
SkyNet C 0.741
6 Experiments
We demonstrate the capability of the proposed SkyNet for
the low power object detection challenge in DAC-SDC
2019. The evaluation is based on detection accuracy (IoU),
inference throughput (FPS), and energy consumption (J).
The calculation of final score is defined in (Xu et al. 2018)
as follows.
Assuming there are I registered teams and K images in
the test set, the IoU score for team i, denoted as RIoUi , is
calculated as:
RIoUi =
K∑
k=1
IoUi,k
K
(1)
For energy, E¯I is denoted as the average energy consump-
tion of all I entries when performing DNN inference on the
test dataset (Equation 2). The energy score of team i (ESi) is
then computed using Equation 3 relating to the ratio between
average energy and the energy consumed by this team. x in
this equation is set to 2 and 10 for FPGA category and GPU
category, respectively.
Figure 7: The distribution of bounding box relative size in
DAC-SDC training dataset. We capture the bounding box
relative size by computing the ratio of output bounding box
size divided by the input image size. The green bars show
the ratio distribution, and the blue curve shows the corre-
sponding cumulative distribution.
E¯I =
I∑
i=1
Ei
I
(2)
ESi = max{0, 1 + 0.2× logx E¯I
Ei
} (3)
Eventually, the total score, denoted as TSi, is calculated
in Equation 4 including both inference accuracy (RIoUi ) and
energy consumption (ESi).
TSi = RIoUi × (1 + ESi) (4)
6.1 Result comparison
The proposed SkyNet is deployed onto the given GPU and
FPGA platforms. For GPU implementation, we keep all
network parameters using 32-bit float data format; for the
FPGA design, we quantize the feature maps and parameters
to 9 bits and 11 bits, respectively, for better hardware perfor-
mance. The final results of the top-3 teams are listed in Ta-
ble 4 and 5 (Hu et al. 2019). In total, 52 GPU teams and 58
FPGA teams participated worldwide creating a very intense
competition. Our SkyNet design has successfully delivered
the best inference accuracy and total score for both GPU and
FPGA tracks.
7 Conclusions and Discussions
In this paper, we proposed SkyNet, a lightweight DNN de-
veloped following a bottom-up design approach specializ-
ing in low power object detection. The proposed design was
demonstrated on the 56th IEEE/ACM Design Automation
Conference System Design Contest (DAC-SDC) and won
the first place award for both GPU and FPGA tracks. The
great success in DAC-SDC also indicated that the proposed
bottom-up DNN design approach is effective for enhancing
the performance of object detection on embedded GPUs and
FPGAs. The method can be extended to other edge devices
with appropriate latency and resource modeling. Bundles
can be enumerated and evaluated on targeted devices, and
with the specific performance targets, DNN can be grown
by stacking Bundles following the guidance of search algo-
rithms. In our case, we used SCD to approach performance
targets, and other search algorithms are also feasible. The
proposed design method can also be extended to other DNN-
related edge applications, such as classification, recognition,
object tracking, etc.
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